What you do at AMD changes everything 
 

At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 
 

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
 

THE ROLE : As an ASIC STA engineer, you will be responsible for all aspects of timing including, working with designers for timing changes, functional ecos, LEQ, helping construct/modify flows, timing analysis and timing closure.

THE PERSON : Strong communication skills, ability to multi-task across projects, and work with geographically spread out teams

RESPONSIBILTIES :

This engineer will work on high speed multi-gigabit SerDes PHY designs. This includes automated synthesis and timing driven place and route of RTL blocks for high speed datapath and control logic applications, automated design flows for clock tree synthesis, clock and power gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction. You will also support floorplanning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery.

PREFERRED SKILLED SETS :

* Major in EE, CS or related, Master Degree with 6+ years or Bachelor with 8+ years working experience, preferably with high speed multi-gigabit SerDes PHY designs or other high performance IP designs
* Hands-on experience in all aspects of timing closure in high-performance designs using sub-micron technologies.

* Expertise in STA tools (such as Primetime) and methodologies for timing closure with a good understanding of OCV, noise, cross-talk, and cross-corner variation.

* Comfortable constraining timing paths using SDC and TCL.

* Familiar with creating functional and timing ECOs and verifying logical equivalence using Formality.

* Exposure to RTL, synthesis, logic equivalence, DFT, floor-planning, and backend-related methodology and tools such as ICC2 and Fusion Compiler.

* Basic understanding of scripting languages (Python and Perl) and design automation using TCL.

* Knowledge of SSB timing is a plus.

* Strong communication skills and can accurately describe issues cross-functionally to different teams (RTL design, verification, DFT, AMS) at an appropriate level of detail

EDUCATION:

Major in EE, CS or related, Master Degree preferably with high speed multi-gigabit SerDes PHY designs or other high performance IP designs

• • • AMD is a government contractor and subcontractor. As required by Executive Order, our US employees are required to be fully vaccinated against COVID-19 regardless of the employee’s work location or work arrangement (e.g., telework, remote work, etc.), subject to such exceptions as required by law. If selected, you will be required to be vaccinated against COVID-19 and submit documentation of proof of vaccination by January 4, 2022. AMD will provide additional information regarding what information or documentation will be needed and how you can request an exception from this requirement if you have a need for a religious and/or medical accommodation.