ASIC IP Hardware Design Engineer

ASIC IP Hardware Design Engineer

Job Overview

Location
London, England
Job Type
Full Time Job
Job ID
46030
Date Posted
1 year ago
Recruiter
Helen Josh
Job Views
215

Job Description

What you do at AMD changes everything 
 

At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 
 

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
 

ASIC IP Hardware Design Engineer

 

THE ROLE:

The focus of this role is to architect, document, design, and implement the hardware (RTL) portion of new features and performance improvements for AMD’s graphics processor IP.

 

THE PERSON:

  • An analytical thinker with problem-solving skills and excellent attention to detail
  • Possesses excellent comprehension, communication, and interpersonal skills
  • Enjoys working in a fast-paced, multi-project team environment using state of the art tools and technology

 

KEY RESPONSIBILITIES:

  • Collaborate with system and IP level architects to understand the features to be implemented and document the low-level hardware architecture
  • Create design documentation, accounting for interactions with other features and the existing hardware system, both your block and the neighboring blocks
  • Implement the design in Verilog or System Verilog, ensuring adherence to our RTL coding guidelines
  • Ensure that the design has high-performance, low power, minimum area, and can execute with a very high clock frequency
  • Review verification plans to ensure design coverage
  • Identify opportunities to enhance existing designs to improve performance and clock frequency, while reducing area and power
  • Assist debugging test failures in both simulation, emulation, and silicon environments

 

PREFERRED EXPERIENCE:

  • Proficient in writing efficient RTL code in Verilog and System Verilog including use of a source control system and RTL linting tools
  • Proficient in debugging RTL code using simulation tools, including the ability to determine if the root cause of a failing test is the firmware, hardware, or test issue
  • Experience in Graphics IP pipeline

ACADEMIC CREDENTIALS:

  • BS degree in Electrical or Computer Engineering
  • MS degree preferred

LOCATION:

This position is located in Austin, TX or Orlando, FL

 

#LI-DC3

AMD employees who will be working onsite at an AMD US facility, are encouraged to provide proof of being fully vaccinated against COVID-19 upon their start date. This is for the safety of our employees, and to permit AMD to be prepared in the event the stay on Executive Order 14042: Ensuring Adequate COVID Safety Protocols for Federal Contractors is lifted. AMD is not requiring exemption / accommodation submittals at this time.

 

Job ID: 46030

Similar Jobs

Cargill

Full Time Job

Asic ip hardware design engineer Asic ip hardware design engineer

A Typical Work Day May Include: • Completing preventative, predictive, ...

Full Time Job

Deloitte

Full Time Job

Asic ip hardware design engineer Asic ip hardware design engineer

Are you looking to elevate your cyber career? Your technical skills? Your opport...

Full Time Job

Cargill

Full Time Job

Asic ip hardware design engineer Asic ip hardware design engineer

Cargill Animal Nutrition is a global business that serves large-scale feed mill ...

Full Time Job

Veolia

Full Time Job

Asic ip hardware design engineer Asic ip hardware design engineer

Primary Duties / Responsibilities:● Assist in daily operational troublesho...

Full Time Job

Cookies

This website uses cookies to ensure you get the best experience on our website.

Accept