ASIC IP Functional Verification Engineer

ASIC IP Functional Verification Engineer

ASIC IP Functional Verification Engineer

Job Overview

Location
London, England
Job Type
Full Time Job
Job ID
46157
Date Posted
1 year ago
Recruiter
Helen Josh
Job Views
103

Job Description

What you do at AMD changes everything 
 

At AMD, we push the boundaries of what is possible.  We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, immersive platforms, and the data center. 
 

Developing great technology takes more than talent: it takes amazing people who understand collaboration, respect, and who will go the “extra mile” to achieve unthinkable results.  It takes people who have the passion and desire to disrupt the status quo, push boundaries, deliver innovation, and change the world.   If you have this type of passion, we invite you to take a look at the opportunities available to come join our team.
 

ASIC IP Functional Verification Engineer

 

THE ROLE:

The focus of this role is to plan, create, and maintain the UVM testbench used to verify new and existing features for AMD’s graphics processor IP, resulting in no bugs in the final design.

 

THE PERSON:

  • An analytical thinker with problem-solving skills and excellent attention to detail
  • Possesses excellent comprehension, communication, and interpersonal skills
  • Enjoys working in a fast-paced, multi-project team environment using state of the art tools and technology

 

KEY RESPONSIBILITIES:

  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features being implemented, create test plans and functional coverage metrics.
  • Plan and implement the UVM testbench, functional coverage model and assertions.
  • Participate in debugging failing verification tests to determine if the root cause is an error in the RTL, verification model, or the test.  Fix all identified failures in the verification model.
  • When appropriate verify low power design features at subsystem level using power aware verification technique and formal verification.

 

PREFERRED EXPERIENCE:

  • 10 or more years of experience with UVM like verification methodology
  • Knowledge of ASIC Verilog design and functional modeling
  • Proficient in using UVM testbenches. Five years or more experience on a complex UVM project.
  • Experience with Assertion and Functional Coverage
  • Proficiency in debugging RTL code using simulation tools
  • Programming in C/C++ for modeling and stimulus generation
  • Power Aware UPF based experience is a plus
  • Performance Verification experience is a plus
  • Formal Verification experience is a plus
  • Graphics pipeline knowledge a plus

 

ACADEMIC CREDENTIALS:

  • BS/MS/PhD degree in Electrical Engineering, Computer Engineering

Job ID: 46157

Similar Jobs

Cargill

Full Time Job

Asic ip functional verification engineer Asic ip functional verification engineer

A Typical Work Day May Include: • Completing preventative, predictive, ...

Full Time Job

Deloitte

Full Time Job

Asic ip functional verification engineer Asic ip functional verification engineer

Are you looking to elevate your cyber career? Your technical skills? Your opport...

Full Time Job

Cargill

Full Time Job

Asic ip functional verification engineer Asic ip functional verification engineer

Cargill Animal Nutrition is a global business that serves large-scale feed mill ...

Full Time Job

Veolia

Full Time Job

Asic ip functional verification engineer Asic ip functional verification engineer

Primary Duties / Responsibilities:● Assist in daily operational troublesho...

Full Time Job

Cookies

This website uses cookies to ensure you get the best experience on our website.

Accept